research
∙
08/26/2022
TensorFlow as a DSL for stencil-based computation on the Cerebras Wafer Scale Engine
The Cerebras Wafer Scale Engine (WSE) is an accelerator that combines hu...
share
research
∙
08/22/2022
MOM: Matrix Operations in MLIR
Modern research in code generators for dense linear algebra computations...
research
∙
01/18/2022
Lambda the Ultimate SSA: Optimizing Functional Programs in SSA
Static Single Assignment (SSA) is the workhorse of modern optimizing com...
research
∙
12/31/2020
Extracting Clean Performance Models from Tainted Programs
Performance models are well-known instruments to understand the scaling ...
research
∙
10/23/2020
Work-stealing prefix scan: Addressing load imbalance in large-scale image registration
Parallelism patterns (e.g., map or reduce) have proven to be effective t...
research
∙
05/26/2020
Domain-Specific Multi-Level IR Rewriting for GPU
Traditional compilers operate on a single generic intermediate represent...
research
∙
04/07/2020
LLHD: A Multi-level Intermediate Representation for Hardware Description Languages
Modern Hardware Description Languages (HDLs) such as SystemVerilog or VH...
research
∙
03/05/2020
Compiling Neural Networks for a Computational Memory Accelerator
Computational memory (CM) is a promising approach for accelerating infer...
research
∙
01/06/2020
A Fast Analytical Model of Fully Associative Caches
While the cost of computation is an easy to understand local property, t...
research
∙
12/13/2017
